

Amendment "A" page 3 of 10  
10/695,853

DOCKET NO. 03-0128  
FETF: 81615/6653

In the Claims:

1 (currently amended): A method of grouping cells in an integrated circuit design comprising steps of:

(a) receiving as input a representation of an integrated circuit design;

(b) initializing a corresponding list of cells for a common signal domain in the integrated circuit design;

(c) selecting a cell belonging to a common signal domain that is not included in a corresponding list of cells for a common signal domain;

(d) tracing a net from an input port of the selected cell to a signal driver; [[and]]

(e) inserting the selected cell in the corresponding list of cells for the common signal domain associated with the signal driver; [[and]]

(f) [[(e)]] tracing the net to an input port of each cell connected to the signal driver; and

(g) inserting each cell traced from the net in the corresponding list of cells for the common signal domain associated with the signal driver.

2 (currently amended): The method of Claim 1 further comprising a step [[(f)]] of repeating steps (c), (d), (e), (f), and (g) and ~~(e)~~ until every cell belonging to a common signal domain has been inserted in a corresponding list of cells for the common signal domain.

3 (currently amended): The method of Claim 2 further comprising a step [[(g)]] of generating as output a corresponding list of cells for a common signal domain in the integrated circuit design.

4 (original): The method of Claim 1 wherein step (d) includes storing a name of the selected cell in the corresponding list of cells for the common signal domain

Amendment "A" page 4 of 10  
10/695,853

DOCKET NO. 03-0128  
FETF: 81615/6653

associated with the signal driver.

5 (currently amended): The method of Claim 1 comprising performing steps (b), (c), (d), (e), (f), and (g) and ~~(e)~~ for cells that are flip-flops in a scan chain.

6 (currently amended): The method of Claim 5 comprising performing steps (b), (c), (d), (e), (f), and (g) and ~~(e)~~ for a common signal domain that is a scan clock domain.

7 (currently amended): The method of Claim 6 comprising performing steps (d), (e), (f), and (g) and ~~(e)~~ for a net that is a clock net.

8 (currently amended): The method of Claim 7 comprising performing steps (d), (e), (f), and (g) and ~~(e)~~ for an input port that is a clock port.

9 (currently amended): The method of Claim 8 comprising performing steps (d), (e), (f), and (g) and ~~(e)~~ for a signal driver that is a clock driver.

10 (currently amended): A computer program product for grouping scan flops for scan testing comprising:

a medium for embodying a computer program for input to a computer; and

a computer program embodied in the medium for causing the computer to perform steps of:

(a) receiving as input a representation of an integrated circuit design;

(b) initializing a corresponding list of cells for a common signal domain in the integrated circuit design;

(c) selecting a cell belonging to a common signal domain that is not included in a corresponding list of cells for a common signal domain;

Amendment "A" page 5 of 10  
10/695,853

DOCKET NO. 03-0128  
FETF: 81615/6653

(d) tracing a net from an input port of the selected cell to a signal driver; [[and]]

(e) inserting the selected cell in the corresponding list of cells for the common signal domain associated with the signal driver; [[and]]

(f) [[[e)]] tracing the net to an input port of each cell connected to the signal driver; and

(g) inserting each cell traced from the net in the corresponding list of cells for the common signal domain associated with the signal driver.

11 (currently amended): The computer program product of Claim 10 further causing the computer to perform comprising a step [[[f)]] of repeating steps (c), (d), (e), (f), and (g) ~~and (e)~~ until every cell belonging to a common signal domain has been inserted in a corresponding list of cells for the common signal domain.

12 (currently amended): The computer program product of Claim 11 further causing the computer to perform comprising a step [[[g)]] of generating as output a corresponding list of cells for a common signal domain in the integrated circuit design.

13 (original): The computer program product of Claim 10 wherein step (d) includes storing a name of the selected cell in the corresponding list of cells for the common signal domain associated with the signal driver.

14 (currently amended): The computer program product of Claim 10 further causing the computer to perform comprising performing steps (b), (c), (d), (e), (f), and (g) ~~and (e)~~ for cells that are flip-flops in a scan chain.

15 (currently amended): The computer program product of Claim 14 further causing the computer to perform

Amendment "A" page 6 of 10  
10/695,853

DOCKET NO. 03-0128  
FETF: 81615/6653

~~comprising performing steps (b), (c), (d), (e), (f), and (g)~~  
~~and (e)~~ for a common signal domain that is a scan clock  
domain.

16 (currently amended): The computer program  
product of Claim 15 further causing the computer to perform  
~~comprising performing steps (d), (e), (f), and (g) and (e)~~ for  
a net that is a clock net.

17 (currently amended): The computer program  
product of Claim 16 further causing the computer to perform  
~~comprising performing steps (d), (e), (f), and (g) and (e)~~ for  
an input port that is a clock port.

18 (currently amended): The computer program  
product of Claim 17 further causing the computer to perform  
~~comprising performing steps (d), (e), (f), and (g) and (e)~~ for  
a signal driver that is a clock driver.